

15002 U.S. PTO
10/082392
02/25/02

U.S. UTILITY Patent Application

PATENT NUMBER and
ISSUE DATE

APPL NUM 10082392	FILING DATE 02/25/2002	CLASS 4-37 257	SUBCLASS 1	GAU 2827	EXAMINER Z. K. W.
----------------------	---------------------------	----------------------	---------------	-------------	----------------------

**APPLICANTS: Vaiyapuri Venkateshwaran;

**CONTINUING DATA VERIFIED:

THIS APPLICATION IS A DIV OF 09/767,446 01/23/2001

** FOREIGN APPLICATIONS VERIFIED:

SINGAPORE 2000053005-4 09/01/2001

PG-PUB	DO NOT PUBLISH <input type="checkbox"/>	RESCIND <input type="checkbox"/>
Foreign priority claimed	<input type="checkbox"/> yes <input type="checkbox"/> no	ATTORNEY DOCKET NO
35 USC 119 conditions met	<input type="checkbox"/> yes <input type="checkbox"/> no	2269-4369.1US (99-1230.1)
Verified and Acknowledged Examiners's initials		
TITLE : Dual LOC semiconductor assembly employing floating lead finger structure		

U.S. DEPT. OF COMM./PAT. & TM.-PTO-436L (Rev. 12-94)

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED	
		Total Claims	Print Claim for O.G.
Assistant Examiner		DRAWING	
ISSUE FEE		Sheets Drwg.	Figs. Drwg.
Amount Due	Date Paid	Print Fig.	
Primary Examiner		Application Examiner	
PREPARED FOR ISSUE			
<input type="checkbox"/> TERMINAL DISCLAIMER		WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.	

FILED WITH: ☐ DISK (CRF) ☐ CD-ROM
(Attached in pocket on right inside flap)

BEST AVAILABLE COPY